Puma (microarchitecture)

From Wikipedia, the free encyclopedia
Puma - Family 16h (2nd-gen)
General information
Launchedmid-2014
Discontinuedmid-2015
Common manufacturer(s)
Performance
Max. CPU clock rate1.35 GHz to 2.5 GHz
Cache
L1 cache64 KB per core[1]
L2 cache1 MB to 2 MB shared
Architecture and classification
Technology node28 nm
Instruction setAMD64 (x86-64)
Physical specifications
Cores
  • 2–4
GPU(s)Radeon Rx: 128 cores, 300–800 Mhz
Socket(s)
Products, models, variants
Core name(s)
  • Beema
  • Mullins
Brand name(s)
History
Predecessor(s)Jaguar - Family 16h

The Puma Family 16h is a low-power microarchitecture by AMD for its APUs. It succeeds the Jaguar as a second-generation version, targets the same market, and belongs to the same AMD architecture Family 16h. The Beema line of processors are aimed at low-power notebooks, and Mullins are targeting the tablet sector.

Design[edit]

The Puma cores use the same microarchitecture as Jaguar, and inherits the design:

Instruction set support[edit]

Like Jaguar, the Puma core has support for the following instruction sets and instructions: MMX, SSE, SSE2, SSE3, SSSE3, SSE4a, SSE4.1, SSE4.2, AVX, F16C, CLMUL, AES, BMI1, MOVBE (Move Big-Endian instruction), XSAVE/XSAVEOPT, ABM (POPCNT/LZCNT), and AMD-V.[1]

Improvements over Jaguar[edit]

  • 19% CPU core leakage reduction at 1.2V[3]
  • 38% GPU leakage reduction
  • 500 mW reduction in memory controller power
  • 200 mW reduction in display interface power
  • Chassis temperature aware turbo boost[4]
  • Selective boosting according to application needs (intelligent boost)
  • Support for ARM TrustZone via integrated Cortex-A5 processor
  • Support for DDR3L-1866 memory[5]

Puma+[edit]

AMD released a revision of Puma microarchitecture, Puma+, updating the video decoder from UVD 4.2 to 6.0 and the video encoder from VCE 2.0 to VCE 3.1.

Features[edit]

APU features table

Processors[edit]

Desktop/Mobile (Beema)[edit]

Family Model Socket CPU GPU TDP

(W)

DDR3L

Memory

Speed

Cores Freq.

(GHz)

Max.

Turbo

(GHz)

L2

Cache

(MB)

Model Config. Max.

Freq.

(MHz)

A8 6410 Socket FT3b 4 2.0 2.4 2 Radeon R5 128:?:? 800 15 1866
A6 6310 1.8 Radeon R4
A4 6250J 2.0 Radeon R3 600 25 1600
A4 6210 1.8 Radeon R3 15
E2 6110 1.5 Radeon R2 500
E1 6010 2 1.35 1 350 10 1333

Tablet (Mullins)[edit]

Family Model CPU GPU Power DDR3L

Memory

Speed

Cores Freq.

(GHz)

Max.

Turbo

(GHz)

L2

Cache

(MB)

Model Config. Max.

Freq.

(MHz)

TDP

(W)

SDP

(W)

A10 Micro 6700T 4 1.2 2.2 2 Radeon R6 128:?:? 500 4.5 2.8 1333
A6 Micro 6500T 1.8 Radeon R4 401
A4 Micro 6400T 1.0 1.6 Radeon R3 350
E1 Micro 6200T 2 1.4 1 Radeon R2 300 3.95 1066

References[edit]

  1. ^ a b "Software Optimization Guide for Family 16h Processors". AMD. Retrieved August 3, 2013.
  2. ^ "AMD launches new Beema, Mullins SoCs". ExtremeTech. 2014-04-29. Retrieved 2014-05-02.
  3. ^ Shimpi, Anand. "AMD Beema/Mullins Architecture & Performance Preview". AnandTech. Retrieved 29 April 2014.
  4. ^ Shimpi, Anand. "New Turbo Boost, The Lineup and Trustzone". AnandTech. Retrieved 29 April 2014.
  5. ^ Woligroski, Don (28 April 2014). "Meet The Mullins And Beema Tablet APUs". Toms Hardware. Retrieved 29 April 2014.

External links[edit]